

Nirvana 13 Discrete GDDR5 Schematics Document

**Sandy Bridge
Intel PCH**

2011-01-18

REV : A00

DY :None Installed

10mW: External circuit for 10mW solution installed.

GSENSOR_ADI: Stuff for ADI G-Sensor

VCCSA_PWM: Stuff for VCCSA PWM solution.

P2800A1: Stuff for P2800EA1

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover

Size
A3

Document Number

Nirvana 13


Rev

A00

Date: Tuesday, January 18, 2011

Sheet 1 of 104

Nirvana 13 Block Diagram (Discrete 8 layers)



Project Code: 91.4ID01.001
PCB P/N : 10244
Revision : -1

CPU DC/DC		42
DIS	INPUTS	OUTPUTS
L1:Top	5V_S5	VCC_CORE
L2:GND		
L3:Signal		
L4:Signal		
L5:VCC		
L6:Signal		
L7:GND		
L8:Bottom		

SYSTEM DC/DC		44
VT1316+VT1317		
INPUTS	OUTPUTS	
5V_S5	VCC_GFXCORE	

SYSTEM DC/DC		48
TPS51461		
INPUTS	OUTPUTS	
5V_S5	0D85V_S0	

VGA		92
VT357		
INPUTS	OUTPUTS	
5V_S0	VGA_CORE	

SYSTEM DC/DC		46
VT358/RT9026		
INPUTS	OUTPUTS	
5V_S5/5V_S5	1D5V_S3 0D75V_S0 DDR_VREF_S3	

SYSTEM DC/DC		45
VT357		
INPUTS	OUTPUTS	
5V_S5	1D05V_VTT	

TI CHARGER		40
BQ24745		
INPUTS	OUTPUTS	
+DC IN_S5 +PBATT	DCBATOUT	

SYSTEM DC/DC		41
TPS51427		
INPUTS	OUTPUTS	
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5	

SYSTEM DC/DC		47
TPS51311		
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S0	

SYSTEM DC/DC		93
G9731		
INPUTS	OUTPUTS	
1D5V_S3	1V_VGA_S0	

Switches		36,93
INPUTS	OUTPUTS	
1D5V_S3 5V_S5 3D3V_S5 1D8V_S0 1D5V_S3	1D5V_S0 5V_S0 3D3V_S0 1D8V_VGA_S0 1D5V_VGA_S0	

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size A3

Document Number

Rev A00

Nirvana 13

104

Date: Tuesday, January 04, 2011

Sheet 2 of 104

PCH Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Enable when Pull-up.
INIT3_3V#	Weak internal pull-up. This signal should not be pulled low. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
INTVRMEN	Integrated 1.05 V VRM Enable / Disable Integrated 1.05 V VRMs is enabled when high. This signal should always be pulled high
DF_TVS	DMI and FDI Tx/Rx Termination Voltage Weak internal pull-down. It needs to be connected to PROC_SELECT with a 1K±5% pull-up resistor to PCH VCCPNAND rail and a 4.7K±5% series resistor.
SATA1GP /GPIO19	Boot BIOS Strap bit 0 This Signal has a weak internal pull-up. Note: This field determines the destination of accesses to the BIOS memory range. This strap is used in conjunction with Boot BIOS Destination Selection 1 strap. Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC
HDA_SDO	Signal has a weak internal pull-down. Default: the security measures defined in the Flash Descriptor will be in effect. Pull-up: the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing or debug environments ONLY.
HDA_SYNC	On-Die PLL Voltage Regulator Voltage Select This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform.
GPIO15	TLS Confidentiality Low - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: A strong pull-up may be needed for GPIO functionality
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable This signal enables the internal Deep Sleep 1.05 V regulators. This signal must be always pulled-up to VccRTC.
GPIO28	On-Die PLL Voltage Regulator This signal has a weak internal pull-up. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-kΩ to 10-kΩ pull-up to +V3.3A power-rail.

PCIE Routing

LANE1	X
LANE2	LAN (I/O Board)
LANE3	Mini Card2 (WWAN)
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	N/A
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	X
1	ESATA / USB COMBO
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	0
CFG[4]	Display Port Presence strap	Disabled - No Physical Display Port attached to Embedded Display Port. Enabled - An external Display Port device is connected to the Embedded Display Port	1
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.39V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB Address Hex Bus
Device			
EC SMBus 1 Battery Capacity Board			KBC_SDA1/KBC_SCL1 KBC_SDA1/KBC_SCL1
EC SMBus 2 PCH MXM LCD Thermal Sensor			KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2 KBC_SDA2/KBC_SCL2
PCH SMBus CK505 Clock Generator SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title Table of Content		
Size A3	Document Number Nirvana 13	Rev A00
Date: Tuesday, January 04, 2011		
Sheet 3 of		104

SSID = CPU



Disabling Guidelines:

If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor. power (~15 mW) may be
wasted.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU 2/7(THERMAL/CLOCK/PM)

Size	Document Number
------	-----------------


Nirvana 13

Rev
A00

Date: Tuesday, January 18, 2011

Sheet 5 of 104

SSID = CPU




<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU 3/7(DDR)		
Size	Document Number	Rev
	Nirvana 13	A00
Date:	Tuesday, January 18, 2011	Sheet 6 of 104

SSID = CPU



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIE Port Bifurcation Straps	
CFG[6:5]	<p>11: x16 - Device 1 functions 1 and 2 disabled</p> <p>10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled</p> <p>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)</p> <p>00: x8,x4,x4 - Device 1 functions 1 and 2 enabled</p>


PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

SSID = CPU

VAXG Output Decoupling Recommendation:

- 2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge

POWER



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

CPU 6/7(VCC GFX CORE)



Nirvana 13

A00

Date: Tuesday, January 18, 2011

Sheet 9 of 104

SSID = CPU



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU 7/7(VSS)

Size	Document Number
------	-----------------

Nirvana 13

Rev	
A00	

Date: Tuesday, January 04, 2011

Sheet	10	of	104
-------	----	----	-----

(Blanking)

Remove the XDP connector for space saving 6/28

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
XDP				
Size	Document Number			Rev
A3	NIRVANA 13			A00
Date:	Tuesday, January 04, 2011		Sheet 11 of	104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	<i>Nirvana 13</i>	<i>A00</i>

Date: Tuesday, January 04, 2011	Sheet 12 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011






Sheet 13 of 104

SSID = MEMORY




PART NUMBER	Height	TYPE
62.10017.N61	9.2mm	
62.10017.U01	9.2mm	
62.10017.T11	9.2mm	

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34


SO-DIMMB is placed farther from the Processor than SO-DIMMA



PART NUMBER	Height	TYPE
62.10017.P41	5.2mm	
62.10017.T91	5.2mm	
62.10017.T01	5.2mm	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved


Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 16 of 104
---------------------------------	-----------------

L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is used for the local flat panel display



20110104 A00:
Merge RN1701,RN1706 to RN1703 2.2k array resistor.
20110113 A00:
Swap RN1703.7,RN1703.5; swap RN1703.8,RN1703.6.




Place near PCH

Impedance: 90 ohm

0617 Modify:
Joseph Removed LVDSB related net for single LVDS channel base on Dell updated spec.

Notes:
1K 0.5% 0402.



Cougar Point

Digital Display Interface

LVDS

CRT

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPD	NA	DDPB_HPD	HDMI_B_HPD
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMI_B_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMI_B_CTRLDATA
	DDPB_0N	AY47	DDPB_0N	AY47
	DDPB_0P	AY49	DDPB_0P	AY49
	DDPB_1N	AY43	DDPB_1N	AY43
	DDPB_1P	AY45	DDPB_1P	AY45
	DDPB_2N	BA47	DDPB_2N	BA47
	DDPB_2P	BA49	DDPB_2P	BA49
	DDPB_3N	BB47	DDPB_3N	BB47
	DDPB_3P	BB49	DDPB_3P	BB49

<Core Design>

SSID = PCH


USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used




A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)




20101231 A00:
Merge R1804, R1806 to R1804 22 ohm array resistor.
20101113 A00:
Swap R1804 base on swap report.

(65,71,97) CLK_PCL_LPC <<<
(20) CLK_PCL_FB <<<
(27) CLK_PCL_KBC <<<


20101224 A00:
0402 0R pad: R1807.





OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



USB Ext. port 1 (HS)
External debug port use on Huron river platform



USB Table	
Pair	Device
0	X
1	E-SATA / USB Combo
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	X
9	X
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH 2/9(PCI/USB/NVRAM)**

Size: Document Number **Nirvana 13** Rev **A00**

Date: Tuesday, January 18, 2011 Sheet 18 of 104

SSID = PCH

(4) DMI_RXN[3:0] <<<>>>
(4) DMI_RXP[3:0] <<<>>>
(4) DMI_TXN[3:0] <<<>>>
(4) DMI_TXP[3:0] <<<>>>

<<<>>> FDI_TXN[7:0] (4)
<<<>>> FDI_TXP[7:0] (4)

Deep S4/S5 Supported

Deep S4/S5 Not Supported

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.

(4) DMI_RXN0 <<<>>> BC24
(4) DMI_RXN1 <<<>>> BE20
(4) DMI_RXN2 <<<>>> BG18
(4) DMI_RXN3 <<<>>> BG20
(4) DMI_RXP0 <<<>>> BE24
(4) DMI_RXP1 <<<>>> BC20
(4) DMI_RXP2 <<<>>> BJ18
(4) DMI_RXP3 <<<>>> BJ20
(4) DMI_TXN0 <<<>>> AW24
(4) DMI_TXN1 <<<>>> AW20
(4) DMI_TXN2 <<<>>> BB18
(4) DMI_TXN3 <<<>>> AV18
(4) DMI_TXP0 <<<>>> AY24
(4) DMI_TXP1 <<<>>> AY20
(4) DMI_TXP2 <<<>>> AY18
(4) DMI_TXP3 <<<>>> AU18

PCH1C

3 OF 10

Cougar
Point

DMI

FDI

FDI_RXN0 BJ14 <<<>>> FDI_TXN0 (4)
FDI_RXN1 AY14 <<<>>> FDI_TXN1 (4)
FDI_RXN2 BE14 <<<>>> FDI_TXN2 (4)
FDI_RXN3 BH13 <<<>>> FDI_TXN3 (4)
FDI_RXN4 BJ12 <<<>>> FDI_TXN4 (4)
FDI_RXN5 BG10 <<<>>> FDI_TXN5 (4)
FDI_RXN6 BJ12 <<<>>> FDI_TXN6 (4)
FDI_RXN7 BG9 <<<>>> FDI_TXN7 (4)
FDI_RXP0 BG14 <<<>>> FDI_TXP0 (4)
FDI_RXP1 BB14 <<<>>> FDI_TXP1 (4)
FDI_RXP2 BE14 <<<>>> FDI_TXP2 (4)
FDI_RXP3 BG13 <<<>>> FDI_TXP3 (4)
FDI_RXP4 BE12 <<<>>> FDI_TXP4 (4)
FDI_RXP5 BG12 <<<>>> FDI_TXP5 (4)
FDI_RXP6 BJ10 <<<>>> FDI_TXP6 (4)
FDI_RXP7 BH9 <<<>>> FDI_TXP7 (4)

FDI_INT AW16 <<<>>> FDI_INT (4)
FDI_FSYNCO AV12 <<<>>> FDI_FSYNCO (4)
FDI_FSYNCl BC10 <<<>>> FDI_FSYNCl (4)
FDI_LSYNCO AV14 <<<>>> FDI_LSYNCO (4)
FDI_LSYNCl BB10 <<<>>> FDI_LSYNCl (4)

DSWVRMEN A18 <<<>>> DSWODVREN
DPWROK E22 <<<>>> PCH_DPWROK
WAKE# B9 <<<>>> PCH_WAKE# (27)
CLKRUN#/GPIO32 N3 <<<>>> PM_CLKRUN# (27)
SUS_STAT#/GPIO61 G8 <<<>>> PM_SUS_STAT#
SUSCLK#/GPIO62 N14 <<<>>> SUS_CLK
SLP_S5#/GPIO63 D10 <<<>>> PM_SLP_S5#
SLP_S4# H4 <<<>>> PM_SLP_S4# (27,46)
SLP_S3# F4 <<<>>> PM_SLP_S3# (27,36,37,46,47)
SLP_A# G10 <<<>>> PM_SLP_A#
SLP_SUS# G16 <<<>>> PM_SLP_SUS#
PMSYNCH AP14 <<<>>> H_PM_SYNC (5)
SLP_LAN#/GPIO25 K14 <<<>>> PM_SLP_LAN#

VccDSW3_3

DPWROK

VccSUS3_3

RSMRST#

For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30

1005V VTT
R1901 1 4909R2F-GP DMI_COMP_R
R1902 1 750R2F-GP RBIAS_CPY
BH21

100K2J-3-GP R1926 SYS_PWROK
100K2J-1-GP R1904 PWROK

SUS_PWR_ACK
R1903 1 0R0402-PAD SUSACK# C12C

(5) XDP_DBRESET# <<<>>> R1925 1 0R0402-PAD SYS_RESET# K3C

(36) SYS_PWROK <<<>>> 3D3V_S0
R1905 1 100K2J-3-GP
R1923 1 0R0402-PAD PWROK L22

(27,36) S0_PWR_GOOD <<<>>> R1924 1 0R0402-PAD PWROK L22

(45,46,47) RUNPWROK <<<>>> R1907 1 0R0402-PAD MEPPWROK L10

(5,37) PM_DRAM_PWRGD <<<>>> S0_PWR_GOOD after PM_SLP_S3# delay 200 ms

PM_RSMRST#

(27) SUS_PWR_ACK <<<>>> K16

(27) PM_PWRBTN# <<<>>> E20C

(27) AC_PRESENT <<<>>> H20

BATLOW#

PM_RI#

RI#

COUGAR-GP-U2-NF

3D3V_S5
RN1901 8 1 BATLOW#
7 2 PM_RI#
6 3 PCH_WAKE#
5 4 SUS_PWR_ACK
SRN10KJ-6-GP
R1921 1 100K2J-1-GP AC_PRESENT
R1922 1 10K2J-3-GP PM_PWRBTN#
R1920 1 10K2J-3-GP PM_SLP_LAN#

R1908 1 10K2J-3-GP PM_RSMRST#

PM_RSMRST# 1 R1912 2 0R0402-PAD <<<>>> RSMRST#_KBC (27)

PCH_SUSCLK_KBC
EC1901
SCAD7P50V2ON-1GP

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC_AUX_S5
R1917 1 330KR2J-L1-GP
R1918 1 330KR2J-L1-GP
DSWODVREN


3D3V_S0
PM_CLKRUN# R1919 1 8K2R2J-3-GP

<Core Design>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH 3/9(DM I/FDI/PM)
Size Document Number
Date: Tuesday, January 18, 2011 Sheet 19 of 104
Rev A00

SSID = PCH




(29) HDA_CODEC_SYNC 33R2J-2-GP R2122 HDA_SYNC
(29) HDA_CODEC_SDOUT 33R2J-2-GP R2123 HDA_SDOUT




This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.
Needs to be pulled high for Huron River platform.
co-operate with R2310

PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V





```
20110110 A00:
Merge R2115,R2116 to RN2101.
20110113 A00:
Swap RN2101 base on swap report.
```


INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs



Notes:
ME_UNLOCK (HDA_SDO) connect to EC.
Make sure EC drive this pin "low" all the time.



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVIRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH 5/9(SPI/BTC/L PC/SATA/IHDA)**

Size	Document Number	Rev
	Nirvana 13	A

Date: Tuesday, January 18, 2011 Sheet 21 of 104

Note:
For PCH debug with XDP, need to NO STUFF R2218






3D3V_S0


R2220
10K R2J-3-GP

PCH_GPIO48

20100104 A00:
Merge RN2201, R2222, R2223 to 10k array resistor.
20110113 A00:
Combine PCH_TEMP_ALERT#, MFG_MODE to RN2202.
Combine EC_SCI#, DGPU_HPD_INTR# to RN2204



	GSENSOR_ADI	GSENSOR_ST
R2205	DY	10K
R2206	100K	DY



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

```
NOTE: This signal has a weak internal pull-up 20k
ENABLED -- HIGH (R2212 UNSTUFFED)  DEFAULT
DISABLED -- LOW  (R2212 STUFFED)
```

PLL ODVR EN **DY** 1 R2212 1KR2J-1-GP

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--


PCH 6/9(GPIO/CPU)		
Size	Document Number	Rev

Doc. number:	Nirvana 13	Ref:	A00
--------------	-------------------	------	------------


Date: Tuesday, January 18, 2011 Sheet 22 of 104

SSID = PCH


6A



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06



SSID = PCH



<Core Design>



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH 8/9 (POWER2)**

Size: Document Number: **Nirvana 13** Rev: **A00**


Date: Tuesday, January 04, 2011 Sheet 24 of 104

SSID = PCH



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size
A3

Document Number
Nirvana 13


Rev
A00

Date: Tuesday, January 04, 2011Sheet 26 of 104


SSID = KBC




ROSA Multi GPIO setting




EC_GPIO47 High Active




PSL SOLUTION



10mW SOLUTION




EC GPIO standard PH/PL




PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

NOTES:
The NPCE795P GPIO/PWM outputs that are connected to LEDs have high drive buffers (20mA) and can be connected directly to the LEDs.





MODEL_ID_DET(GPIO#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
DQ15_UMA	100.0K	100.0K;(64.10025.6DL)	3.0V
DQ15_ATI	100.0K	20.0K;(64.20025.6DL)	2.75V
DQ15_NVIDIA	100.0K	33.0K	2.48V
DN15_UMA	100.0K	47.0K;(64.47025.6DL)	2.24V
DN15_ATI	100.0K	64.9K;(64.64925.6DL)	2.0V
Reserved	100.0K	76.8K	1.87V
Reserved	100.0K	100.0K	1.65V
DN13_UMA	100.0K	143.0K	1.358V
DN13_ATI	100.0K	174.0K	1.204V
DQ15_Ventura	100.0K	215.0K	1.048V

Notes:
The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil





MEDIA BUTTON CONTROL



NOTES:
Please make sure there's no pull-down resistor on USB_PWR_EN#,AC_PRESENT,E51_TXD.

SSID = Thermal



Thermal sensor P2800



ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)


RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

Fan controller



$$RSET = 0.0012T^2 - 0.9308T + 96.147$$

$$T=87 ; RSET=24.25ohm$$




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
THERMAL P2800 / Fan control
Size A3 Document Number
Nirvana 13 Rev
A00
Date: Tuesday, January 18, 2011 Sheet 28 of 104

SSID = AUDIO



(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Nirvana 13		A00
Date:	Tuesday, January 04, 2011	Sheet	30 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 31 of 104
---------------------------------	-----------------

SSID = SDIO

48MHz clock input trace of characteristic impedance (Z_0) must be 50 $\pm 15\%$.




The maximum range of the PMOS output current

1. xD-Picture Card: 250mA
2. SD/MMC Card: 250mA
3. MS/MSPRO/Duo-HG: 250mA

POWER TRACE

1. RTS5138: pin 4 (3V3_IN) trace fixed width is 30 mils (minimum).
2. RTS5138: pin 5 (CARD_3V3) trace fixed width is 30 mils (minimum).
3. RTS5138: pin 6 (V18) trace fixed width is 12 mils (minimum).
Keep the trace routing lengths as short as possible.
4. RTS5138: pin 1 (RREF) trace fixed width is 12 mils (minimum).
5. RTS5138: pin 1 (RREF) trace must far away 48MHz clock trace.
6. De-coupling and Bulk capacitor should place near to RTS5138 chip and Combo Socket.
7. It is recommended that use of ferrites bead on power trace.
8. Via size: Pad ≥ 32 mils, Finished hole ≥ 16 mils.

The pin2 / pin3 (DM/DP) of RTS5138 chip trace layout with differential characteristic impedance (Z_{diff}) is 90 $\Omega \pm 10\%$



20101227 A00:
Change R3210, R3211 to 0R 0402 pad.
20100104 A00:
Remove TR3201.

PIN	TYPE	FUNCTION	RTS5138 NET
1	SD	SD-DAT2	SP13
2	SD	SD-CD/DAT3	SP12
3	MMC_PLUS	MMC-DAT4	SP11
4	SD	SD-CMD	SP10
5	MMC_PLUS	MMC-DAT5	SP9
6	SD	SD-VSS	POWER
7	SD	SD-VDD	POWER
8	MemoryStick	MS-VSS	POWER
9	MemoryStick	MS-VCC	POWER
10	MemoryStick	MS-SCLK	SP1
11	MemoryStick	MS-DAT3	SP5
12	MemoryStick	MS-INS	SP2
13	MemoryStick	MS-DAT2	SP8
14	MemoryStick	MS-DAT0	SP9
15	MemoryStick	MS-DAT1	SP12
16	MemoryStick	MS-BS	SP14
17	MemoryStick	MS-VSS	POWER
18	SD	SD-CLK	SP8
19	MMC_PLUS	MMC-DAT6	SP7
20	SD	SD-VSS	POWER
21	MMC_PLUS	MMC-DAT7	SP5
22	SD	SD-DAT0	SP4
23	SD	SD-DAT1	SP3
24	SD	SD-COM(SW)	SP6
25	SD	SD-CD(SW)	SP6
26	XD	XD-GND	POWER
27	XD	XD-CD	XD_CD#
28	XD	XD-R/-B	SP1
29	XD	XD-RE	SP2
30	XD	XD-CE	SP3
31	XD	XD-CLE	SP4
32	XD	XD-ALE	SP5
33	XD	XD-WE	SP6
34	XD	XD-WF	SP7
35	XD	XD-GND	POWER
36	XD	XD-D0	SP8
37	XD	XD-D1	SP9
38	XD	XD-D2	SP10
39	XD	XD-D3	SP11
40	XD	XD-D4	SP12
41	XD	XD-D5	SP13
42	XD	XD-D6	SP14
43	XD	XD-D7	XD-D7
44	XD	XD-VCC	POWER
45	SD	SD-WF(SW)	SP1

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **Card Reader RTS5138**

Size A3 Document Number **Nirvana 13** Rev **A00**

Date: Tuesday, January 18, 2011 Sheet 32 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011Sheet 33 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011Sheet 34 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Nirvana 13


Rev

A00


Date: Tuesday, January 04, 2011

Sheet 35 of 104

**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**




5 S3 Power Reduction




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**

CEKLT V1.0: PCH to 1K,CUP to 200R




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**



<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
S3 Power Reduction		
Size A3	Document Number	Rev A00
Date: Tuesday, January 18, 2011	Nirvana 13	Sheet 37 of 104



For actual location, need to be swap all pin

Placement: Close to Batt Connector



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A3

Document Number

Nirvana 13

Rev


A00

Date: Tuesday, January 18, 2011


Sheet 39 of 104

The schematic diagram illustrates the internal architecture of a PMIC, organized into several functional blocks:

- Top Section (280mils or Copper Shape):** Contains input/output drivers and comparators. Key components include PR4002, PR4003, PR4004, PR4005, PR4006, PR4007, PR4008, PR4009, PR4010, PR4011, PR4012, PR4013, PR4014, PR4015, PR4016, PR4017, PR4018, PR4019, PR4020, PR4021, PR4022, PR4023, PR4024, PR4025, PR4026, PR4027, PR4028, PR4029, PR4030, PR4031, PR4032, PR4033, PR4034, PR4035, PR4036, PR4037, PR4038, PR4039, PR4040, PR4041, PR4042, PR4043, PR4044, PR4045, PR4046, PR4047, PR4048, PR4049, PR4050, PR4051, PR4052, PR4053, PR4054, PR4055, PR4056, PR4057, PR4058, PR4059, PR4060, PR4061, PR4062, PR4063, PR4064, PR4065, PR4066, PR4067, PR4068, PR4069, PR4070, PR4071, PR4072, PR4073, PR4074, PR4075, PR4076, PR4077, PR4078, PR4079, PR4080, PR4081, PR4082, PR4083, PR4084, PR4085, PR4086, PR4087, PR4088, PR4089, PR4090, PR4091, PR4092, PR4093, PR4094, PR4095, PR4096, PR4097, PR4098, PR4099, PR4100, PR4101, PR4102, PR4103, PR4104, PR4105, PR4106, PR4107, PR4108, PR4109, PR4110, PR4111, PR4112, PR4113, PR4114, PR4115, PR4116, PR4117, PR4118, PR4119, PR4120, PR4121, PR4122, PR4123, PR4124, PR4125, PR4126, PR4127, PR4128, PR4129, PR4130, PR4131, PR4132, PR4133, PR4134, PR4135, PR4136, PR4137, PR4138, PR4139, PR4140, PR4141, PR4142, PR4143, PR4144, PR4145, PR4146, PR4147, PR4148, PR4149, PR4150, PR4151, PR4152, PR4153, PR4154, PR4155, PR4156, PR4157, PR4158, PR4159, PR4160, PR4161, PR4162, PR4163, PR4164, PR4165, PR4166, PR4167, PR4168, PR4169, PR4170, PR4171, PR4172, PR4173, PR4174, PR4175, PR4176, PR4177, PR4178, PR4179, PR4180, PR4181, PR4182, PR4183, PR4184, PR4185, PR4186, PR4187, PR4188, PR4189, PR4190, PR4191, PR4192, PR4193, PR4194, PR4195, PR4196, PR4197, PR4198, PR4199, PR4200, PR4201, PR4202, PR4203, PR4204, PR4205, PR4206, PR4207, PR4208, PR4209, PR4210, PR4211, PR4212, PR4213, PR4214, PR4215, PR4216, PR4217, PR4218, PR4219, PR4220, PR4221, PR4222, PR4223, PR4224, PR4225, PR4226, PR4227, PR4228, PR4229, PR4230, PR4231, PR4232, PR4233, PR4234, PR4235, PR4236, PR4237, PR4238, PR4239, PR4240, PR4241, PR4242, PR4243, PR4244, PR4245, PR4246, PR4247, PR4248, PR4249, PR4250, PR4251, PR4252, PR4253, PR4254, PR4255, PR4256, PR4257, PR4258, PR4259, PR4260, PR4261, PR4262, PR4263, PR4264, PR4265, PR4266, PR4267, PR4268, PR4269, PR4270, PR4271, PR4272, PR4273, PR4274, PR4275, PR4276, PR4277, PR4278, PR4279, PR4280, PR4281, PR4282, PR4283, PR4284, PR4285, PR4286, PR4287, PR4288, PR4289, PR4290, PR4291, PR4292, PR4293, PR4294, PR4295, PR4296, PR4297, PR4298, PR4299, PR4300, PR4301, PR4302, PR4303, PR4304, PR4305, PR4306, PR4307, PR4308, PR4309, PR4310, PR4311, PR4312, PR4313, PR4314, PR4315, PR4316, PR4317, PR4318, PR4319, PR4320, PR4321, PR4322, PR4323, PR4324, PR4325, PR4326, PR4327, PR4328, PR4329, PR4330, PR4331, PR4332, PR4333, PR4334, PR4335, PR4336, PR4337, PR4338, PR4339, PR4340, PR4341, PR4342, PR4343, PR4344, PR4345, PR4346, PR4347, PR4348, PR4349, PR4350, PR4351, PR4352, PR4353, PR4354, PR4355, PR4356, PR4357, PR4358, PR4359, PR4360, PR4361, PR4362, PR4363, PR4364, PR4365, PR4366, PR4367, PR4368, PR4369, PR4370, PR4371, PR4372, PR4373, PR4374, PR4375, PR4376, PR4377, PR4378, PR4379, PR4380, PR4381, PR4382, PR4383, PR4384, PR4385, PR4386, PR4387, PR4388, PR4389, PR4390, PR4391, PR4392, PR4393, PR4394, PR4395, PR4396, PR4397, PR4398, PR4399, PR4400, PR4401, PR4402, PR4403, PR4404, PR4405, PR4406, PR4407, PR4408, PR4409, PR4410, PR4411, PR4412, PR4413, PR4414, PR4415, PR4416, PR4417, PR4418, PR4419, PR4420, PR4421, PR4422, PR4423, PR4424, PR4425, PR4426, PR4427, PR4428, PR4429, PR4430, PR4431, PR4432, PR4433, PR4434, PR4435, PR4436, PR4437, PR4438, PR4439, PR4440, PR4441, PR4442, PR4443, PR4444, PR4445, PR4446, PR4447, PR4448, PR4449, PR4450, PR4451, PR4452, PR4453, PR4454, PR4455, PR4456, PR4457, PR4458, PR4459, PR4460, PR4461, PR4462, PR4463, PR4464, PR4465, PR4466, PR4467, PR4468, PR4469, PR4470, PR4471, PR4472, PR4473, PR4474, PR4475, PR4476, PR4477, PR4478, PR4479, PR4480, PR4481, PR4482, PR4483, PR4484, PR4485, PR4486, PR4487, PR4488, PR4489, PR4490, PR4491, PR4492, PR4493, PR4494, PR4495, PR4496, PR4497, PR4498, PR4499, PR4500, PR4501, PR4502, PR4503, PR4504, PR4505, PR4506, PR4507, PR4508, PR4509, PR4510, PR4511, PR4512, PR4513, PR4514, PR4515, PR4516, PR4517, PR4518, PR4519, PR4520, PR4521, PR4522, PR4523, PR4524, PR4525, PR4526, PR4527, PR4528, PR4529, PR4530, PR4531, PR4532, PR4533, PR4534, PR4535, PR4536, PR4537, PR4538, PR4539, PR4540, PR4541, PR4542, PR4543, PR4544, PR4545, PR4546, PR4547, PR4548, PR4549, PR4550, PR4551, PR4552, PR4553, PR4554, PR4555, PR4556, PR4557, PR4558, PR4559, PR4560, PR4561, PR4562, PR4563, PR4564, PR4565, PR4566, PR4567, PR4568, PR4569, PR4570, PR4571, PR4572, PR4573, PR4574, PR4575, PR4576, PR4577, PR4578, PR4579, PR4580, PR4581, PR4582, PR4583, PR4584, PR4585, PR4586, PR4587, PR4588, PR4589, PR4590, PR4591, PR4592, PR4593, PR4594, PR4595, PR4596, PR4597, PR4598, PR4599, PR4600, PR4601, PR4602, PR4603, PR4604, PR4605, PR4606, PR4607, PR4608, PR4609, PR4610, PR4611, PR4612, PR4613, PR4614, PR4615, PR4616, PR4617, PR4618, PR4619, PR4620, PR4621, PR4622, PR4623, PR4624, PR4625, PR4626, PR4627, PR4628, PR4629, PR4630, PR4631, PR4632, PR4633, PR4634, PR4635, PR4636, PR4637, PR4638, PR4639, PR4640, PR4641, PR4642, PR4643, PR4644, PR4645, PR4646, PR4647, PR4648, PR4649, PR4650, PR4651, PR4652, PR4653, PR4654, PR4655, PR4656, PR4657, PR4658, PR4659, PR4660, PR4


		Wistron Corporation 21F, 88, Sec.1, Hsin Tsu Wu Rd., Hsuehshah, Taipei Hsien 221, Taiwan, R.O.C.	
Title _____			
		CHARGER BQ24745	
Size	Document Number		Rev
	Nirvana 13		A00
Date	Tuesday, January 18, 2011	Sheet	40 of 104


20101230 A00:
Change PR4103,PR4104 to 0R0805 short pad.



<Core Design>

```
SSID = CPU.Regulator
```





<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VT1316+1317 AXG CORE(3/3)

Size
A3


Document Number

Nirvana 13


Rev
A00

Date: Tuesday, January 18, 2011


Sheet 44 of 104



SSID = PWR.Plane.Regulator 1p5v0p75v



RT9026 for 0D75V_S0



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

VT358 +1.5V SUS/+0.75V SUS

Size

Document Number


Nirvana 13

Date: Tuesday, January 18, 2011

Sheet 46 of 104

```
SSID = PWR.Plane.Regulator_1p8v
```

- 1A= 40mils
- 1.5A= 60mils
- 0.5A= 20mils



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

TPS51311 +1.8V RUN

Size
A3

Document Number


Nirvana 13

Rev	A00
-----	------------

Date: Tuesday, January 18, 2011

Sheet 47 of 104


TPS51461 for VCCSA



<Core Design>


SSID = VIDEO

LVDS CONNECTOR




CAMERA and DIGITAL MIC PIN DEFINE!

Pin No.	Name	Pin Type	Function Description
1	diag_sclp	FWO	Calvin Connection Selection
2	daa	Data Pin	USB Data Information
3	di	Data Pin	USB Data Information
4	vibst3v3	Power Pin	Power Supply
5	DMP_CLK	Data Pin	Digital MIC CLOCK
6	DMP_GND	GND	Digital MIC GND
7	DMP_DATA	Data Pin	Digital MIC DATA
8	GND	GND	System Ground




For EMI request
Close to LVDS connector



SSID = VIDEO

LCD POWER for ROSA



20100104 A00:
Remove TR4902.


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			
LCD/Inverter Connector			
Size A3	Document Number	Rev	
	Nirvana 13	A00	
Date:	Tuesday, January 18, 2011	Sheet 49 of	104

Reserve for ATI to debug




Reduce layout branch trace.
Keep reserved component near main signal

CRT Hsync & Vsync level shift



CRT DDCDATA & DDCCLK level shift



<Core Design>




Title			CRT Connector	
Size A3	Document Number	Nirvana 13		Rev A00
Date:	Tuesday, January 18, 2011	Sheet	50	of 104


SSID = VIDEO

HDMI Level Shifter & CONNECTOR

**Removed LEVEL SHIFTER base on DELL feedback spec.
(No support 220MHZ deep color mode, so can be removed
HDMI LEVEL SHIFTER circuit.**




Close to GPU




Close to HDMI Connector

Close to PCH



20100106 A00:
Remove RN5112-RN5115.
20110111 A00:
Change RN5112-RN5115 to 0R array resistors.

ATI GPU has 5V Tolerance



Already PH on PCH side.(RN1706)








Routing Guidelines:

**CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.**


HDMI CONN

Removed HDMI_IN# CIRCUI
connect to KBC GPIO.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 52 of 104
---------------------------------	-----------------


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number		Rev
A3	Nirvana 13		A00
Date:	Tuesday, January 04, 2011	Sheet	53 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 54 of 104
---------------------------------	-----------------

SSID = User.Interface

ITP Connector


H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Core Design>

SSID = SATA


SATA HDD Connector




ODD Connector




SUPPORT ZERO SATA ODD



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON




SATA Zero Power ODD




Current limit
Active High
typ =>2A

SSID = ESATA

USB CHARGER



ESATA CONN



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
USB/ESATA


Size A3 Document Number
Nirvana 13

Date: Tuesday, January 18, 2011 Sheet 57 of 104

Rev
A00


SSID = AUDIO

Speaker Connector



06/28


LINE OUT



06/28

AFTP581 1 AUD_HP1_JD#
AFTP580 1 AUD_HP1_JACK_L1
AFTP5804 1 AUD_HP1_JACK_R1

MIC IN



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Nirvana 13


Date: Tuesday, January 04, 2011

Rev
A00

Sheet 59 of 104

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH




Priority	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2I-12G
3	72.25P32.C01	NUMONYX	M25PX32-VMW6F


Notes:

The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil

PCH and EC length less than 6.5 inch



SSID = RBATT




<Core Design>

SSID = USB

Close to ESATA Combo connector

USB POWER SW
Main G547F2P81U-GP P/N:74.00547.A79



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB2.0 Power SW	
Size	Document Number		Rev	
	Nirvana 13		A00	
Date:	Tuesday, January 18, 2011	Sheet	61	of 104

1V_USB30 LDO




20101227 A00:
Change R6205 to 0R 0402 pad.
20101228 A00:
VGA_THERM change to USB_PWR_EN.
20101229 A00:
Remove R6205,R6201 and rename USB3_PWR_ON from USB_PWR_EN.



USB3.0 Host	RT (R6202)	RB (R6203)	VOUT
NEC	2.37k ohm (64.23715.6DL)	7.5k ohm (64.75015.6DL)	1.05V
TI	11.8k ohm (64.11825.6DL)	30.9k ohm (64.30925.6DL)	1.1V

```
SSID = User.Interface
```

Bluetooth Module



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size
A4

Document Number

Nirvana 13



Rev

A00

Date: Tuesday, January 18, 2011

Sheet 63 of 104

20101227 A00:
Change R6403,R6404 to 0R 0402 pad.
20100104 A00:
Remove TR6401.




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Finger Printer Conn			
Size A4	Document Number Nirvana 13		Rev A00
Date: Tuesday, January 18, 2011		Sheet 64	of 104

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)




<Core Design>



Title			
MINICARD(WLAN)/ITP CONN			
Size	Document Number		Rev
A3	Nirvana 13		A00
Date: Tuesday, January 18, 2011		Sheet 65 of	104


(Blanking)

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Nirvana 13		A00
Date: Tuesday, January 04, 2011		Sheet 67 of	104

SSID = User.Interface


Power LED(White)




LED BD Connector




SATA HDD LED(White)





Battery LED1(White)




Battery LED2 (Amber)




WLAN LED (White)



TPLOCK LED



Power button LED(White)




<Core Design>

SSID = KBC


Internal KeyBoard Connector

PIN No.	Description
1	Diag_Loop=GPIO_1(TPC)
2	KSI[7] = KBD S8
3	KSI[6] = KBD S7
4	KSI[4] = KBD S5
5	KSI[2] = KBD S3
6	KSI[5] = KBD S6
7	KSI[1] = KBD S2
8	KSI[3] = KBD S4
9	KSI[0] = KBD S1
10	KSO[5] = KBD D6
11	KSO[4] = KBD D5
12	KSO[7] = KBD D8
13	KSO[6] = KBD D7
14	KSO[8] = KBD D9
15	KSO[3] = KBD D4
16	KSO[1] = KBD D2
17	KSO[2] = KBD D3
18	KSO[0] = KBD D1
19	KSO[12] = KBD D13
20	KSO[16] = KBD D17
21	KSO[15] = KBD D16
22	KSO[13] = KBD D14
23	KSO[14] = KBD D15
24	KSO[9] = KBD D10
25	KSO[11] = KBD D12
26	KSO[10] = KBD D11
27	CapsLock LED
28	N/C
29	N/C
30	GND




KB Backlight Connector

MB CONN. (FFC)	
Pin 1	+5V_KB_BL
Pin2	KB_LED_DET_C
Pin3	NC
Pin4	KB_BL_CTRL#




CAP LED CONTROL



TouchPad LOCKED


TouchPad Connector




<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad/Media Board**
Size: A3 Document Number: **Nirvana 13** Rev: **A00**
Date: Tuesday, January 18, 2011 Sheet 69 of 104



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Hall Sensor			
Size A4	Document Number Nirvana 13		Rev A00
Date: Tuesday, January 18, 2011		Sheet 70 of 104	



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug CONN

Size
A4

Document Number

Nirvana 13


Rev
A00

Date: Tuesday, January 18, 2011

Sheet 71 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011Sheet 72 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011Sheet 73 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 75 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 76 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Nirvana 13

Rev
A00

Date: Tuesday, January 04, 2011Sheet 77 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 78 of 104
---------------------------------	-----------------

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

(14,15,20,65,82) PCH_SMBCLK
(14,15,20,65,82) PCH_SMBDATA


For ADI G-sensor : R7901 is required.
For ST G-sensor : R7901 need DY

09/0422

- (#1) Just pull +3.3V_RUN ~ Ref. Rothschild
- (#2) FAE/ DY is ok, chip internal pull-up resistors
- (#3) From spec, Slave Address(SAD) is 001110xb
Pull HIGH SAD is 0011101b
Pull GND SAD is 0011100b

Note


- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	<i>Nirvana 13</i>	<i>A00</i>

Date:	Tuesday, January 04, 2011	Sheet	80	of	104
-------	---------------------------	-------	----	----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date: Tuesday, January 04, 2011	Sheet 81 of 104
---------------------------------	-----------------

IO Board CONN 80 pin

USB3.0 CLK
WWAN USB

WWAN PCIE
WWAN PCIE

WWAN SMBUS

LAN PCIE
LAN PCIE

(20) CLK_PCIE_USB3
(20) CLK_PCIE_USB3#

(18) USB_PP4
(18) USB_PN4

(38) PS_ID_R

(20) PCIE_RXP3
(20) PCIE_RXN3

(20) PCIE_TXP3
(20) PCIE_TXN3

(4,15,20,65,79) PCH_SMBDATA
(14,15,20,65,79) PCH_SMBCLK

(20) CLK_PCIE_WWAN_REQ#


(22) 3G_EN

(68) WWAN_LED#
(18) USB30_SM#

(20) PCIE_RXP2
(20) PCIE_RXN2

(20) PCIE_TXP2
(20) PCIE_TXN2

(20) PCIE_CLK_LAN_REQ#



USB3.0 PCIE

USB3.0 PCIE

LAN CLK

WWAN CLK

5V_USB FOR USB3.0 POWER at least 4A

1D05V_VTT FOR USB3.0 POWER at least ?A


3D3V_S5 FOR LAN POWER at least over 3pin amount.

1D5V_S0 FOR USB3.0 POWER at least ?A




20101224 A00:
Change R8210 to 0402 0 ohm pad.
20101228 A00:
VGA_THRM change to USB_PWR_EN.
20101229 A00:
Remove R2809 and R8210. Connect USB3_PWR_ON from KBC to IOBD1.61.

Media Button Board Connector

20110103 A00:
Change R8201-R8203 to 1k.
20110104 A00:
Merge R8201-R8203 to RN8201 1k array resistor.
20110113 A00:
Swap RN8201 base on swap report.



AFTP8201 1 MEDIA1_1
AFTP8202 1 MEDIA1_2
AFTP8203 1 MEDIA1_3
AFTP8204 1 5V_S5
AFTP8205 1 INSTANT_ON#
AFTP8206 1 DATA_RECOVERY#
AFTP8207 1 MEDIA_BTN3#




<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
IO Board Connector		
Size	Document Number	Rev
A3	Nirvana 13	A00
Date:	Tuesday, January 18, 2011	Sheet 82 of 104

(4) PEG_TXP[0..15] >> PEG_RXP[0..15] (4)
(4) PEG_TXN[0..15] >> PEG_RXN[0..15] (4)




dGPU reset for PX/SG transitions




ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYNC		X	1



	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACC	H



JTAG SIGNAL OPTION			
Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

<Core Design>



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU PEG/STRAPPING(1/5)**


Size: **A3** Document Number: **Nirvana 13** Rev: **A00**

Date: Tuesday, January 18, 2011 Sheet 83 of 104

DVPDATA[0:3]	Description
0001	GDDR5 1.25GHZ Hynix-H5GQ2H24MFR-T2C 64M*32
0000	GDDR5 1.25GHZ SAMSUNG-K4G20325FC-HC04 64M*32

[illegible]


WAVE	C 02 2
LINE CONTROL	VARY BL DUEEN
	TXOUT_LP_DPFP TXOUT_LN_DPFPN
	TXOUT_USP_DPFP TXOUT_LN_DPFPN
	TXOUT_USP_DPFP TXOUT_LN_DPFPN
	TXOUT_USP_DPFP TXOUT_LN_DPFPN
	TXOUT_USP TXOUT_LN
LVWDSP	
	TXOUT_LP_DPEP TXOUT_LN_DPEPN
	TXOUT_USP_DPEP TXOUT_LN_DPEPN
	TXOUT_USP_DPEP TXOUT_LN_DPEPN
	TXOUT_USP_DPEP TXOUT_LN_DPEPN
	TXOUT_USP TXOUT_LN




NOTE: Designs that do not include an EEPROM must still provide access to the ROM interface signals for debug purposes

S1	S0	Down Spread%
L	L	OFF
L	M	-0.5
L	H	-2.5
M	L	-0.25
M	M	-0.75
M	H	-1.0
H	L	-1.5
H	M	-2.0
H	H	-3.0

S1	S0	Down Spread%
L	L	OFF
L	M	-0.5
L	H	-2.5
M	L	-0.25
M	M	-0.75
M	H	-1.0
H	L	-1.5
H	M	-2.0
H	H	-3.0




20101224 A00:
Change L8703,L8704,L8705,L8706 to 0402 0 ohm pad.
Un-stuff DPx_VDD18 caps.




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: GPU DPPWR/GND(5/5)			
Size: A3	Document Number: Nirvana 13	Rev: A00	
Date: Tuesday, January 04, 2011		Sheet: 87	of: 104



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size A3	Document Number Nirvana 13	Rev A00
------------	--------------------------------------	-------------------

Date: Tuesday, January 04, 2011	Sheet 89 of 104
---------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Nirvana 13

Rev
A00


Date: Tuesday, January 04, 2011Sheet 90 of 104

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Nirvana 13		Rev A00
Date: Tuesday, January 04, 2011		Sheet 91 of	104

3D3V_S0 to 3D3V_VGA_S0 Transfer




	DGPU_PWR_EN#
dGPU mode	L
IGPU	H
IGPU with BACO	L




Power on sequence for Robson-XT and SEYMOUR-XT:
3D3V_VGA_S0 --> 1V_VGA_S0 --> 1D8V_VGA_S0


1D8V VGA S0



1D8V_VGA_S0_PG




Discharge Circuit




1D5V_VGA_S0

change low $R_{ds(on)}$ MOSFET




1D5V_S3 to 1D5V_VGA_S0 trace need increase to avoid 1D5V_VGA_S0 DROP Voltage.

Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whistler_Robson Support BACO, So Change Sequence





Discharge Circuit



G9731 for 1V_VGA_S0

Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whistler_Robson Support BACO, So Change Sequence



$$V_{out} = 0.8V * (R1 + R2) / R2$$


Discharge Circuit



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Rev

Size

Document Number

Rev


Nirvana 13

A00

Date: Tuesday, January 04, 2011Sheet 94 of 104

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00

Date:	Tuesday, January 04, 2011	Sheet	95	of	104
-------	---------------------------	-------	----	----	-----

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Nirvana 13	A00


Date: Tuesday, January 04, 2011	Sheet 96 of 104
---------------------------------	-----------------



RF Request



EMI Request



◀Core Design▶

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **UNUSED PARTS/EMI Capacitors**

Size A2	Document Number Nirvana 13	Rev A00
Date: Tuesday, January 18, 2011		Sheet 97 of 104

(AC mode)

Within logic high level and disable if it is less than the logic low level.

VSRZF_Sus must be powered up before VocRef3_3, or after VocRef3_3 within 0.7 V. Also, VSRZF_Sus must power down after VocRef3_3, or before VocRef3_3 within 0.7 V.



Not floating.

Sense the power button status

This signal has an internal pull-up resistor and has an internal 16 ms de-bounce on the input.

VSREF must be powered up before Voc1_3, or after Voc2_3 within 0.7 V. Also, VSREF must power down after Voc1_3, or before Voc2_3 within 0.7 V.

This signal represents the Power Good for all the non-CORE and non-graphics power rails.




red word: KBC GPIO


Sense the power button status

V5REF_Sus must be powered up before VocSus_3, or after VocSus_3 within 0.7 V. Also, V5REF_Sus must power down after VocSus_3, or before VocSus_3 within 0.7 V.



This signal represents the Power Good for all the non-CORE and non-graphics power rails.




Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM




Power Up Sequence: -8 ~ 13



PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram

The diagram illustrates the thermal management components and their interconnections. It includes a KBC NPCE795P, two Thermal P2800 blocks (UMA and VGA), a FAN, and a FAN CONTROL P2793. The KBC is connected to the Thermal P2800 blocks via SYS_THERM, CPU_THERM, and VGA_THERM signals. The Thermal P2800 blocks are connected to the FAN via FAN_DAC and FAN_TACH signals. The FAN is connected to the FAN CONTROL P2793 via VIN, VSET, and VOUT signals. The Thermal P2800 blocks are also connected to the FAN CONTROL P2793 via FAN_TACH and FAN_DAC signals. The Thermal P2800 blocks are connected to the FAN via FAN_TACH and FAN_DAC signals. The Thermal P2800 blocks are connected to the FAN via FAN_TACH and FAN_DAC signals.

UMA Thermal P2800

- Page 28: DXP, DXN, TDR, TDL, OTZ
- Connections: P2800_DXP, P2800_DNX, MMBT3904-3-GP, SC2200P50V2KX-2GP, MMBT3904-3-GP, THERM_SYS_SHDN#, 2N7002, PURE_HW_SHUTDOWN#, IMVP_PWRGD, PGOD, VR, EN, 3V/5V
- Note: Put under CPU (T8 HW shutdown)

VGA Thermal P2800

- Page 28: TDR, DXP, DXN, OTZ
- Connections: P2800_VGA_DXP, P2800_VGA_DNX, MMBT3904-3-GP, SC2200P50V2KX-2GP, SC2200P50V2KX-2GP, THRMDC, THRMDC, THRMDC
- Note: Place near GPU (DISCRETE only).

KBC NPCE795P

- Page 27: GPIO5, GPIO92, GPIO94, GPIO56, GPIO4
- Connections: SYS_THERM, CPU_THERM, VGA_THERM, FAN_DAC, FAN_TACH, VIN, VSET, VOUT

FAN

- Connections: TACH, VIN, FAN_DAC, FAN_TACH

FAN CONTROL P2793

- Page 28: VIN, VSET, VOUT
- Connections: VIN, VSET, VOUT, FAN_TACH, FAN_DAC

Audio Block Diagram

The diagram illustrates the audio block connections for a system. On the left is a large box representing the **Codec 92HD79B1**. On the right are five smaller boxes representing different audio components: **SPEAKER**, **HP OUT**, **MIC IN**, **Digital MIC**, and **Analog MIC**. Lines connect the Codec to each of these components, with specific pin names labeled on the Codec side.

Codec 92HD79B1

- SPEAKER**: SPKR_PORT_D_L-, SPKR_PORT_D_L+
- HP OUT**: HP1_PORT_B_L, HP1_PORT_B_R
- MIC IN**: HP0_PORT_A_L, HP0_PORT_A_R, VREFOUT_A_OR_F
- Digital MIC**: DMIC_CLK/GPIO1, DMIC0/GPIO2
- Analog MIC**: PORTC_L, PORTC_R, VREFOUT_C

D
C
A
B

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thermal/Audio Block Diagram			
Size A3	Document Number Nirvana 13		Rev A00
Date: Tuesday, January 04, 2011		Sheet 102 of 104	

2

[illegible]

[illegible]